

Docket No.: END919970075US3

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Kresge et al.

Group Art Unit: : IBM Corporation
Examiner: : Intellectual Property Law
Serial No.: : Dept. N50, Bldg. 040-4
Filed: Herewith : 1701 North Street
Title: ELECTRONIC PACKAGE FOR : Endicott, NY 13760
ELECTRONIC COMPONENTS AND
METHOD OF MAKING SAME

I hereby certify that this correspondence is being deposited with the United States Postal Service as ~~First Class Mail~~ ^{EXPRESS MAIL} in an envelope addressed to: Assistant Commissioner For Patents, Washington, D.C. 20231, on 1/07/02

(Date of Deposit)

Assistant Commissioner For Patents
Washington, D.C. 20231

June M. Mitchell
June M. Mitchell

1/7/02
Date

PRELIMINARY AMENDMENT

Dear Sir:

Please amend the above-identified application as follows:

In the Specification:

Page 1, line 7 - before "Background of the Invention", please add:

--Cross Reference to Copending Application

This application is a divisional application of S.N. 09/346,356, filed 07/02/99.--

END919970075US3

In the Claims:

Please cancel all the claims and add the following new claims:

- 1 --80. A method of making a multi-layered interconnect structure adapted for electrically
2 interconnecting a semiconductor chip and a circuitized substrate using solder
3 connections, said method comprising the steps of:
- 4 providing a thermally conductive layer including first and second opposing surfaces;
- 5 positioning first and second dielectric layers on said first and second opposing
6 surfaces of said thermally conductive layer, respectively; and
- 7 positioning first and second pluralities of electrically conductive members on said first
8 and second dielectric layers, respectively, each of said first and second pluralities of
9 said electrically conductive members adapted for having solder connections thereon
10 for being electrically connected to a semiconductor chip and a circuitized substrate,
11 respectively, said thermally conductive layer being comprised of a material having a
12 selected thickness and coefficient of thermal expansion to substantially prevent failure
13 of said solder connections between said first plurality of electrically conductive
14 members and said semiconductor chip and between said second plurality of
15 electrically conductive members and said circuitized substrate.
- 1 81. The method of making the multi-layered interconnect structure of claim 80 wherein
2 said step of positioning said first and second dielectric layers on said first and second
3 opposing surfaces of said thermally conductive layer, respectively, comprises
4 laminating said first and second dielectric layers onto said first and second opposing

5 surfaces at a pressure of from about 1000 to about 1500 psi and at a temperature of
6 from about 600 to about 750 °F.

1 82. The method of making the multi-layered interconnect structure of claim 80 wherein
2 said positioning said first and second pluralities of electrically conductive members on
3 said first and second dielectric layers, respectively, comprises the steps of:

4 laminating a copper foil onto said first and second dielectric layers; and

5 etching selected portions of said copper foil to produce first and second pluralities of
6 said electrically conductive members.

1 83. The method of making the multi-layered interconnect structure of claim 80 further
2 including the steps of:

3 positioning a third dielectric layer on said first dielectric layer and on said first
4 plurality of electrically conductive members;

5 removing portions of said third dielectric layer to expose portions of said first plurality
6 of electrically conductive members; and

7 forming a first plurality of microvias within said third dielectric layer to expose at
8 least a portion of at least one of said first plurality of electrically conductive members.

1 84. The method of making the multi-layered interconnect structure of claim 83 wherein
2 said removing of said portions of said third dielectric layer is performed by laser
3 ablating.

- 1 85. The method of making the multi-layered interconnect structure of claim 80 further
2 including the steps of:
- 3 positioning a fourth dielectric layer on said second dielectric layer and on said second
4 plurality of electrically conductive members;
- 5 removing portions of said fourth dielectric layer to expose portions of said second
6 plurality of electrically conductive members; and
- 7 forming a second plurality of microvias within said fourth dielectric layer to expose at
8 least a portion of at least one of said second plurality of electrically conductive
9 members.
- 10 86. The method of making the multi-layered interconnect structure of claim 85 wherein
11 the step of removing portions of said fourth dielectric layer is performed by laser
12 ablating.
- 13 87. A method of making an electronic package comprising the steps of:
- 14 providing a semiconductor chip having a first surface including a plurality of contact
15 sites thereon;
- 16 providing a multi-layered interconnect structure adapted for electrically
17 interconnecting said semiconductor chip to a circuitized substrate, said multi-layered
18 interconnect structure including a thermally conductive layer, having first and second
19 opposing surfaces, first and second dielectric layers positioned on said first and second
20 opposing surfaces, respectively, and first and second pluralities of electrically
21 conductive members positioned on said first and second dielectric layers, respectively;

10 providing a first plurality of solder connections on said first plurality of electrically
11 conductive members; and

12 connecting respective ones of said first plurality of solder connections to respective
13 ones of said plurality of contact sites on said semiconductor chip, said thermally
14 conductive layer being comprised of a material having a selected thickness and
15 coefficient of thermal expansion to substantially prevent failure of said solder
16 connections between said first plurality of electrically conductive members and said
17 semiconductor chip.

1 88. The method of making the electronic package of claim 87 wherein said step of
2 providing said first plurality of solder connections on said first plurality of electrically
3 conductive members includes:

4 forming a plurality of openings in said third dielectric layer, each of said openings
5 including an internal wall and exposing a portion of at least one of said first plurality
6 of electrically conductive members;

7 plating a conductive layer on said internal wall of said plurality of openings and on
8 said exposed portion of said at least one of said first plurality of electrically
9 conductive members to define a plurality of microvias;

10 applying a first solder paste onto said conductive layer; and

11 reflowing said solder paste to form a first plurality of solder connections.

1 89. The method of making the electronic package of claim 88 wherein said step of
2 connecting respective ones of said first plurality of solder connections to respective
3 ones of said plurality of contact members on said semiconductor chip further includes
4 the steps of applying a second solder paste onto said respective ones of said first
5 plurality of solder connections, positioning said respective ones of said contact
6 members of said semiconductor chip against said respective ones of said first plurality
7 of solder connections, and reflowing said second solder paste and said respective ones
8 of said first plurality of solder connections to electrically connect said semiconductor
9 chip to said multi-layered interconnect structure.

1 90. The method of making the electronic package of claim 87 further including the steps
2 of:

3 providing a circuitized substrate having a first surface including a plurality of contact
4 pads thereon;

5 providing a second plurality of solder connections on said second plurality of
6 conductive members of said multi-layered interconnect structure; and

7 connecting respective ones of said second plurality of said solder connections to
8 respective ones of said plurality of contact pads on said circuitized substrate to make
9 electrical connections therebetween.

1 91. A method of making a multi-layered interconnect structure adapted for electrically
2 interconnecting a semiconductor chip and a circuitized substrate using solder
3 connections, said method comprising the steps of:

4 providing a thermally conductive layer including first and second opposing surfaces;

positioning first and second dielectric layers on said first and second opposing surfaces of said thermally conductive layer, respectively;

positioning a first electrically conductive layer within said first dielectric layer;

positioning a second electrically conductive layer between said first electrically conductive layer and said thermally conductive layer wherein said second electrically conductive layer comprises a first plurality of shielded signal conductors; and

positioning first and second pluralities of electrically conductive members on said first and second dielectric layers, respectively, each of said first and second pluralities of said electrically conductive members adapted for having solder connections thereon for being electrically connected to a semiconductor chip and a circuitized substrate, respectively, said thermally conductive layer being comprised of a material having a selected thickness and coefficient of thermal expansion to substantially prevent failure of said solder connections between said first plurality of electrically conductive members and said semiconductor chip and between said second plurality of electrically conductive members and said circuitized substrate.

92. The method of making the multi-layered interconnect structure of claim 91 wherein said step of positioning said first and second dielectric layers on said first and second opposing surfaces of said thermally conductive layer, respectively, comprises laminating said first and second dielectric layers onto said first and second opposing surfaces at a pressure of from about 1000 to about 1500 psi and at a temperature of from about 600 to about 750 ° F.

1 93. The method of making the multi-layered interconnect structure of claim 91 wherein
2 said positioning said first and second pluralities of electrically conductive members on
3 said first and second dielectric layers, respectively, comprises the steps of:

4 laminating a copper foil onto said first and second dielectric layers; and

5 etching selected portions of said copper foil to produce first and second pluralities of
6 said electrically conductive members.

1 94. The method of making the multi-layered interconnect structure of claim 91 further
2 including the steps of:

3 positioning a third dielectric layer on said first dielectric layer and on said first
4 plurality of electrically conductive members;

5 removing portions of said third dielectric layer to expose portions of said first plurality
6 of electrically conductive members; and

7 forming a first plurality of microvias within said third dielectric layer to expose at
8 least a portion of at least one of said first plurality of electrically conductive members.

1 95. The method of making the multi-layered interconnect structure of claim 94 wherein
2 said removing of said portions of said third dielectric layer is performed by laser
3 ablating.

- 1 96. The method of making the multi-layered interconnect structure of claim 91 further
2 including the steps of:
- 3 positioning a fourth dielectric layer on said second dielectric layer and on said second
4 plurality of electrically conductive members;
- 5 removing portions of said fourth dielectric layer to expose portions of said second
6 plurality of electrically conductive members; and
- 7 forming a second plurality of microvias within said fourth dielectric layer to expose at
8 least a portion of at least one of said second plurality of electrically conductive
9 members.
- 10 97. The method of making the multi-layered interconnect structure of claim 96 wherein
11 the step of removing portions of said fourth dielectric layer is performed by laser
12 ablating.--

REMARKS

The specification is amended to reference the parent application, S/N 09/346,356.

Claims 1-79 are cancelled. Claims 80-97, directed to Applicant's method, and withdrawn in the parent application, have been added.

New independent method claim 80 recites the subject matter of original independent method claim 69.

New dependent method claims 81-86 recite the subject matter of original dependent claims 70-75, and depend from new independent claim 80.

New independent method claim 87 recites the subject matter of original independent claim 76. New dependent claims 88-90 recite the subject matter of original dependent claims 77-79 and depend from new independent method claim 87.

New independent method claim 91 recites the subject matter of original independent method claim 69 and includes the steps of positioning a first electrically conductive layer within the first dielectric layer, and positioning a second electrically conductive layer between the first electrically conductive layer and the thermally conductive layer wherein the second electrically conductive layer comprises a first plurality of shield signal conductors. Support is found on page 7, lines 10-17 and lines 23-24.

New dependent method claims 92-97 recite the subject matter of original dependent claims 70-75 and depend from new independent method claim 91.

Support being provided for all the above amending, this amending does not constitute the addition of new matter and entry is urged.

Attached hereto is a marked up version of the changes made to the specification by the current amendment. This page is captioned Version with markings to show changes made.

Copies of the IDS and PTO-1449 form mailed on 08/12/99 and Supplemental IDS and PTO-1449 forms mailed on 09/29/99, 07/05/00, and 08/21/01 in the parent application, S.N. 09/346,356, are included herewith. Upon request, copies of the documents cited in the IDSs and PTO-1449 forms will be provided.

The Application is deemed in condition for allowance and such action by the Examiner is urged. Should differences remain, however, which do not place one/more of the remaining claims in condition for allowance, the Examiner is requested to phone the undersigned at the number provided below for the purpose of providing constructive assistance and suggestions in accordance with M.P.E.P. Sections 707, 707.07(d) and 707.07(j) in order that allowable claims can be presented, thereby placing the application in condition for allowance without further proceedings being necessary.

Respectfully submitted,

Dated: Jan. 07, 2002

By: Lawrence R. Eraley
Lawrence R. Eraley
Reg. No. 26,885

Telephone: (607)755-3207
Fax: (607)755-3250

END919970075US3

ELECTRONIC PACKAGE FOR ELECTRONIC
COMPONENTS AND METHOD OF MAKING SAME

TECHNICAL FIELD

5 The present invention relates, in general, to an electronic package for mounting of integrated circuits, and in particular, to an organic multi-layered interconnect structure for use in such a package.

Added "Cross Reference to Copending Application"

BACKGROUND OF THE INVENTION

10 Organic substrates for example printed circuit boards and chip carriers have been and continue to be developed for many applications. These are expected to displace ceramic substrates, in particular in many chip carrier applications, because of reduced cost and enhanced electrical performance. The use of a multi-layered interconnect structure such as an organic chip carrier for interconnecting a semiconductor chip to a printed circuit board in an electronic package introduces many challenges, one of which is the reliability of the connection joints between the semiconductor chip and the organic chip carrier and another of which is the reliability of the connection joints between the organic chip carrier and the printed circuit board.

15
20 As semiconductor chip input/output (I/O) counts increase beyond the capability of peripheral lead devices and as the need for both semiconductor chip and printed circuit board miniaturization increases, area array interconnects are the preferred method for making large numbers of connections between a semiconductor chip and an organic chip carrier and between the organic chip carrier and a printed circuit board. If the coefficient of thermal expansion (CTE) of the semiconductor chip, the organic chip carrier, and the printed circuit board are substantially different from one another, industry standard semiconductor chip array interconnections to the organic chip carrier can exhibit high stress during operation (thermal cycling). Similarly, the industry standard ball grid array (BGA) interconnections between the organic chip carrier and